• nanook@friendica.eskimo.com
    link
    fedilink
    arrow-up
    0
    ·
    7 days ago

    @teppa Interface between chiplets still introduces latency. Perhaps photonics will eventually overcome this but it is currently an issue with chiplet designs.